Ensiklopedia Dunia

From Wikipedia, the free encyclopedia

Multi-Channel DRAM or MCDRAM (pronounced em cee dee ram^[1]) is a 3D-stacked DRAM that is used in the Intel Xeon Phi processor codenamed Knights Landing. It is a version of Hybrid Memory Cube developed in partnership with Micron Technology, and a competitor to High Bandwidth Memory.

The many cores in the Xeon Phi processors, along with their associated vector processing units, enable them to consume many more gigabytes per second than traditional DRAM DIMMs can supply. The "Multi-channel" part of the MCDRAM full name reflects the cores having many more channels available to access the MCDRAM than processors have to access their attached DIMMs.^[2] This high channel count leads to MCDRAM's high bandwidth, up to 400+ GB/s, although the latencies are similar to a DIMM access.

Its physical placement on the processor imposes some limits on capacity – up to 16 GB at launch, although speculated to go higher in the future.

Programming

The memory can be partitioned at boot time, with some used as cache for more distant DDR, and the remainder mapped into the physical address space.

The application can request pages of virtual memory to be assigned to either the distant DDR directly, to the portion of DDR that is cached by the MCDRAM, or to the portion of the MCDRAM that is not being used as cache. One way to do this is via thememkind API.^[3]

When used as cache, the latency of a miss accessing both the MCDRAM and DDR is slightly higher than going directly to DDR, and so applications may need to be tuned^[4] to avoid excessive cache misses.

References

^ Mike P. (sic) (January 20, 2016). "An Intro to MCDRAM (High Bandwidth Memory) on Knights Landing". software.intel.com. Retrieved April 18, 2016.
^ Ian Cutress (November 16, 2015). "A few notes on Intel's Knights Landing and MDRAM modes from SC15". www.anandtech.com. Retrieved April 18, 2016.
^ Christopher Cantalupo; et al. (March 18, 2015). "User Extensible Heap Manager for Heterogeneous Memory Platforms and Mixed Memory Policies" (PDF). memkind.github.io. Retrieved April 18, 2016.
^ Mike P. (sic) (March 10, 2016). "MCDRAM (High Bandwidth Memory) on Knights Landing – Analysis Methods & Tools". software.intel.com. Retrieved April 18, 2016.

External links

Wikimedia Commons has media related to Intel MIC.

Intel processors

Lists

Processors
- Atom
- Celeron
- Pentium
  - Pro
  - II
  - III
  - 4
  - D
  - M
- Core
  - 2
  - i3
  - i5
  - i7
  - i9
  - M
- Xeon
- Quark
- Itanium
Microarchitectures
Chipsets

Microarchitectures

IA-32 (32-bit x86)	P5 P6 P6 variant (Pentium M) P6 variant (Enhanced Pentium M) NetBurst
x86-64 (64-bit)	Core Penryn Nehalem Westmere Sandy Bridge Ivy Bridge Haswell Broadwell Skylake Cannon Lake Sunny Cove Cypress Cove Willow Cove Golden Cove
x86 ULV	Bonnell Saltwell Silvermont Goldmont Goldmont Plus Tremont Gracemont

Current products

x86-64 (64-bit)	Atom Celeron Pentium Core 10th gen 11th gen 12th gen 13th gen 14th gen Xeon

Discontinued

BCD oriented (4-bit)	4004 (1971) 4040 (1974)
pre-x86 (8-bit)	8008 (1972) 8080 (1974) 8085 (1977)
Early x86 (16-bit)	8086 (1978) 8088 (1979) 80186 (1982) 80188 (1982) 80286 (1982)
x87 (external FPUs)	8/16-bit databus 8087 (1980) 16-bit databus 80C187 80287 80387SX 32-bit databus 80387DX 80487
IA-32 (32-bit x86)	i386 SX 376 EX i486 SX DX2 DX4 SL RapidCAD OverDrive A100/A110 Atom CE SoC Celeron (1998) M D (2004) Pentium Original i586 OverDrive Pro II III 4 M Dual-Core Core Xeon P6-based NetBurst-based Core-based Quark Tolapai
x86-64 (64-bit)	Atom SoC CE Celeron D Dual-Core Pentium 4 D Extreme Edition Dual-Core Core 2 1st gen 2nd gen 3rd gen 4th gen 5th gen 6th gen 7th gen 8th gen 9th gen 10th gen 11th gen M Xeon Nehalem-based Sandy Bridge-based Ivy Bridge-based Haswell-based Broadwell-based Skylake-based
Other	CISC iAPX 432 EPIC Itanium RISC i860 i960 StrongARM XScale

Categories:

Hidden categories: